Design of Tapered Serial Chains for Reduced Delay and Power Dissipation

Brian S. Cherkauer and Eby G. Friedman
Department of Electrical Engineering
University of Rochester
Rochester, New York 14627

Abstract — In this paper, the design issues relating to channel width tapered serially connected MOSFET chains are discussed. Channel width tapering is a method which is used to reduce the delay, area, and power dissipation of serial MOSFET chains. A design system for determining when tapering is appropriate, selecting the amount of tapering, and synthesizing the physical layout is presented. Physical layout issues unique to tapering are discussed, and fabricated test structures are described.

I. INTRODUCTION

In order to improve the performance characteristics of CMOS circuits, integrated circuit designers apply various specialized techniques to decrease the time, area, and power required for signals to propagate through combinatorial networks. One such technique is the use of channel width tapering in those logic structures which contain serially connected MOSFET chains.

Many CMOS logic structures are composed of chains of MOSFETs serially connected between a power supply rail and the output of the subcircuit. These serially connected MOSFETs are a major source of delay and power dissipation [1], therefore, optimal sizing of these transistors is important in reducing the delay and power dissipation of these circuit structures. It has been previously established by Shoji and others that under certain circumstances the propagation delay of serial chains may be reduced through the use of channel width tapering [2–9]. It has been further shown that channel width tapering can reduce the power dissipation of these structures [10, 11]. In this paper, a design process for tapered serial chains is presented and experimentally validated. In Section II, the speed and power dissipation advantages of tapered MOSFET structures are discussed, including the specific circuit constraints under which these performance advantages occur. An automated system for determining an application-specific tapering factor and synthesizing the physical layout is presented in Section III. Layout issues unique to tapered serial MOSFET chains are explored in Section IV. In Section V, fabricated tapered test structures are described. Finally, some conclusions are presented in Section VI.

II. ADVANTAGES OF TAPERED SERIAL MOSFETS

The geometric size of the transistors in a serially connected MOSFET chain are typically constrained to have equal channel dimensions. The magnitude of these dimensions are chosen to satisfy application-specific design criteria for speed, power, and area. Shoji [3, 4] first pointed out that under certain circumstances (specifically, the load capacitance $C_L$ must be of the same order of magnitude as the parasitic drain/source capacitances $C_D$ between the serial transistors), this constant width approach to transistor sizing may be non-optimal. He proposed using either an exponential tapering of transistor aspect ratios [3], or a linear tapering of transistor aspect ratios [4], with the largest transistor closest to ground and the smallest closest to the load (see Figure 1). Exponential tapering assumes a fixed ratio $\alpha$ (where $0 < \alpha \leq 1$) between the channel widths of adjacent transistors. A tapering factor of $\alpha = 1$ implies that each channel has equal width, i.e., this structure represents an untapered chain. Shoji further demonstrated that it was often possible, with the proper choice of tapering factor, to produce a circuit which would discharge a capacitive load more quickly than an untapered chain and therefore provide a faster transient response.

![Fig. 1. Untapered and exponentially tapered MOSFET chains](image)

It has been shown that in addition to the speed improvements that Shoji described, tapering also provides a method for reducing power dissipation in CMOS integrated circuits [10, 11]. Furthermore, the relative advantages of applying channel width tapering falls into one of three categories depending upon the ratio of the output load capacitance to the drain/source capacitance of the serial chain.

The first category, $C_L < C_D$, encompasses those circuits which Shoji studied. In this category, a reduction in propagation delay as well as a reduction in both short-circuit power [12], $P_{SC}$, (dissipated in the following stage) and dynamic power, $P_d$, (dissipated switching the serial chain) may be achieved through channel width tapering. For serial chains falling into this category, tapering is quite advantageous.

The second category, $C_L > C_D$, is characterized by a decrease in both dynamic and short-circuit power dissipation, while propagation delay is slightly increased. Note that it is an unusual circuit phenomenon for propagation delay to increase while short-circuit power dissipation in the following stage is reduced. This is due to a delayed but more rectangular voltage waveform at the output of the serial chain. Thus, short-circuit current conducted in the load circuit is reduced. Channel
width tapering reduces both dynamic and short-circuit power dissipation of circuits belonging to this category.

The third category, $C_L >> C_0$, is characterized by an increase in propagation delay coupled with a significant degradation of signal quality resulting in increased short-circuit power dissipation in the following stage. Dynamic power dissipation is reduced, but this consideration is outweighed by these negative effects of tapering, and tapering is therefore not recommended for those circuits belonging to this category.

If the ratio of the load capacitance, $C_L$, to the parasitic capacitance at the drain/source nodes, $C_0$, is less than one, as is typically found in Domino logic [13], the circuit belongs to Category 1; if the ratio is between approximately one and two, the circuit belongs to Category 2; if the ratio is larger than two, as would be found in standard static CMOS logic gates driving global lines, the circuit belongs to Category 3. A summary of the effects of tapering on each category is presented in Table I and is shown pictorially in Figure 2.

**Table I**

<table>
<thead>
<tr>
<th>Category</th>
<th>Capacitance Ratio</th>
<th>Propagation Delay</th>
<th>Short-Circuit Power</th>
<th>Dynamic Power</th>
<th>Total Power</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>$C_L &lt; C_0$</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>2</td>
<td>$C_L &gt; C_0$</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>3</td>
<td>$C_L &gt;&gt; C_0$</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>

![Figure 2](image)

**III. AUTOMATION OF CHANNEL WIDTH TAPERING**

In order to exploit the speed and power dissipation characteristics of tapering, a method for determining the applicability and the amount of tapering must be devised. In this section, a simple automated design system for investigating these design tradeoffs is presented.

Applying the $C_L/C_0$ guideline described in the previous section, the tapering category of a specific serial chain is initially determined. If the circuit falls into a category such that tapering is beneficial, an appropriate value of $\alpha$ is selected. If speed is the only criterion of concern, a linear resistive model of the transistors in the serial chain could be used to determine a near-optimal tapering factor [7, 8, 14], through the use of $RC$ delay approximations. However, an $RC$ delay model provides no information about the shape of the discharge waveform. Thus, it is unable to predict variations in short-circuit power dissipation. For this reason, the interactive design system described in this section uses SPICE [15] in order to accurately estimate the effects of channel width tapering on power dissipation [16, 17] as well as to provide timing information. Alternatively, a power estimation tool such as described in [18] could be used. This would reduce the simulation time while incurring only a slight loss of accuracy as compared to SPICE. A block diagram of this design system is shown in Figure 3.

The selection of the tapering factor is performed by automatically sweeping the tapering factor over a small range of $\alpha$ (typically $0.7 \leq \alpha \leq 1.0$). SPICE circuit simulation files are generated and analyzed for an appropriate application-specific tapering factor. The range and step size of the search are determined based on physical criteria. Physical fabrication limitations constrain the minimum step size and range of the tapering factor, thereby ensuring that the design space is
small. The two primary constraints are the minimum transistor dimensions and the minimum resolution of the optical reticles. The minimum transistor dimensions establish a lower limit on \( \alpha \) beyond which the physical design rules would be violated. Similarly, the minimum resolution of the reticles limits the minimum variation in \( \alpha \) which is physically realizable. This leads to a lower limit on step size. Thus, the search space is small, allowing the search procedure to be sufficiently accurate without incurring a significant penalty in search time. The range and step size may either be specified by the designer or determined automatically based on the minimum transistor dimensions and reticle resolution.

IV. LAYOUT CONSIDERATIONS

It should be noted that tapering may cause design rule checking programs to highlight a possible error based on the violation of a minimum spacing between a polysilicon and a diffusion layer. This warning is intended to prevent the unintentional creation of transistors through process misalignment in those places where polysilicon and diffusion are in close proximity. In the case of tapering, these misalignments can cause only slight variations in the drain/source capacitance and, in extreme cases, slight variations in the effective \( W/L \) ratio of the transistors. However, no violation is possible since the polysilicon gate remains completely overlapped across the entire diffusion island, thereby maintaining the correct operation of the original transistor. Since misalignment occurs globally on a layer, all transistors along the chain are affected proportionately, and therefore the tapered transistor behavior is preserved. Hence, this design rule violation does not apply in the case of tapering.

The minimum polysilicon overhang should be increased based on the maximum misalignment which may occur for the specific process technology. In order to guarantee that this overhang is not violated by misalignment, the overhang should be determined from the edge of the widest portion of the drain/source implant of each transistor. These design rule issues are illustrated in Figure 5.

![Diagram](image)

Fig. 5. Layout issues with tapering

V. FABRICATED TEST STRUCTURES

A simple test chip fabricated using structures produced by this tapered design system was manufactured to verify the waveform characteristics of the tapered chains. An example of these test circuits is shown in Figure 6, which has a tapering factor of \( \alpha = 0.7 \). The tapered circuit structures were fabricated using an Orbit Semiconductor 2 \( \mu m \) double level metal, double polysilicon P-well CMOS process and are fully functional.

An oscilloscope photograph of the output traces from two otherwise identical test structures is depicted in Figure 7, one containing a tapered (\( \alpha = 0.9 \)) serial chain and one containing an untapered serial chain (\( \alpha = 1.0 \)). This photograph illustrates the phenomena typical of a Category 2 circuit. The delay is somewhat increased in the tapered structure over that
of the untapered structure. However, the slope of the output is also increased over that of the untapered structure, leading to decreased short-circuit power dissipation in the following stage. Note that the buffering of the output of the serial chain is responsible for the reversed polarity of the transition shown in Figure 7.

VI. CONCLUSION

Channel width tapering can be used to reduce the delay and power dissipation of serially connected MOSFET chains. Power dissipation reductions of over 30% are shown for Category 1 and 2 circuits with \( \alpha = 0.7 \). Furthermore, power dissipation reductions of over 10% with \( \alpha = 0.9 \), coupled with either reduced delay for Category 1 circuits or a slight increase in delay for Category 2 circuits, without loss of signal quality, are demonstrated.

An interactive layout synthesis system which permits a designer to examine and exploit the speed and power dissipation tradeoffs available in tapered serially connected MOSFET chains has been developed. Upon determining the category of a specific circuit based on its \( C_f/C_0 \) ratio, the synthesis system provides delay and power dissipation information in order to determine the application-specific value of \( \alpha \) for each circuit. This design system is then used to automatically generate a physical layout of the desired tapered circuit. A fabricated integrated circuit containing test circuits is described which validates the utility of tapered MOSFET structures, and output waveforms comparing tapered and untapered structures are shown. Thus, the advantages of channel width tapering may easily be incorporated into those high performance circuits where speed and power dissipation are of primary concern.

REFERENCES